CLAIM AMENDMENTS

This listing of claims will replace all prior versions, and listings, of claims in the application:

- 1. (Currently Amended) A system having a motherboard, the motherboard comprising:
- a first set of connections facilitating a first port to support a symmetric PCI Express[[type]] data transfer when in a first mode of operation; and
- a second set of connections facilitating a second port to support an asymmetric PCI Express[[-type]] data transfer when in a second mode of operation, wherein the second set of connections is a subset of the first set of connections.
- 2. (Currently Amended) The system of claim 1 wherein the first set of connections includes a plurality of bidirectional lane pairs and the second set of eennectors connections includes at least one unidirectional lane-pairlane pair to support a unidirectional data transfer when in the second mode of operation.
 - 3. (Original) The system of claim 1 further comprising:
 - a mode detect module to determine a mode of operation as one of the first mode of operation and the second mode of operation.
- 4. (Original) The system of claim 1 further comprising the system being a host interface controller.
- 5. (Original) The system of claim 4, wherein the host interface controller is associated with a north-bridge controller.
- 6. (Original) The system of claim 1 further comprising the system being an image controller.
 - 7. (Original) The system of claim 6 wherein the image controller is a graphics controller.

- 8. (Original) The system of claim 6 wherein the image controller is a video controller.
- 9. (Original) The method of claim 1, wherein during the second mode of operation a number of data transmit connections is greater that a number of data receive connections.
- 10. (Original) The method of claim 1, wherein during the second mode of operation a number of data receive connections is greater that a number of data transmit connections.
- 11. (Original) The method of claim 1, wherein during the second mode of operation a number of data receive connections is greater that a number of data receive connections.
- 12. (Original) The method of claim 4, wherein during the second mode of operation a number of data receive connections is greater that a number of data transmit connections.
 - 13. (Currently Amended) A method comprising the steps of: when in a first mode of operation:

transmitting data to a first peripheral system over a first plurality of PCI Express[[-type]] port connectors; and

receiving data from the first peripheral system over a second plurality of PCI Express[[-type]] port connectors, wherein the second plurality is less than the first plurality.

14. (Currently Amended) The method of claim 13 further comprising: when in the first mode of operation:

transmitting data to a second peripheral system over a third plurality of PCI Express[[-type]] port connections; and

receiving data from the second peripheral device over a fourth plurality of PCI Express[[-type]] port connections, wherein the fourth plurality is equal in quantity to the third plurality.

- 15. (Currently Amended) The method of claim 14 further comprising: when in a second mode of operation
 - transmitting data to a third peripheral system over the first plurality of PCI

 Express[[-type]] port connections; and
 receiving data from the third peripheral device over the second, third and fourth
 plurality of PCI Express[[-type]] port connections.
- 16. (Original) The method of claim 13 further comprising: determining a mode of operation to be one of a first mode of operation and a second mode of operation; and configuring a system to operate in the mode of operation.
- 17. (Currently Amended) A system comprising a PCI Express[[-type]] port comprising a plurality of single bit transmitter/receiver pairs having one or more control inputs to configure the transmitter/receiver pair as a transmitter when the one or more control inputs receives a first select value, and as a receiver when the select input receives a second select value.
- 18. (Original) The system of claim 17 wherein one of the one or more control inputs is to hold the transmitter in a high impedance state.
- 19. (Original) The system of claim 17 wherein the plurality comprises a number of four or greater.
- 20. (Original) A system comprising a PCI Express port comprising a first plurality of data receive connectors to receive a first data when in a first mode of operation, and a second plurality of data transmit connectors dedicated to transmit a second data when in the first mode of operation, wherein the first plurality is greater than the second plurality.
 - 21. (Original) The system of claim 20, wherein the system is an image system.
 - (Original) The system of claim 21, wherein the image system is a graphics system.

PATENT

- 23. (Original) The system of claim 21, wherein the image system comprises an add-on card.
- 24. (Original) The system of claim 21, wherein the image system comprises an integrated circuit device.
 - 25. (Original) The system of claim 21, wherein the image system is a video system.
- 26. (Original) The system of claim 21, wherein the image system comprises an add-on card.
- 27. (Original) The system of claim 21, wherein the image system comprises an integrated circuit device.
- 28. (Original) The system of claim21, wherein the image system comprises an add-on card.
- 29. (Original) The system of claim 21, wherein the image system comprises an integrated circuit device.
 - 30. (Currently Amended) A method comprising the steps of: when in a first mode of operation:

receiving data to a first peripheral system over a first plurality of PCI Express[[type]] port connectors; and

transmitting data from the first peripheral system over a second plurality of PCI Express[[-type]] port connectors, wherein the second plurality is less than the first plurality.

PATENT

- 31. (Canceled)
- 32. (Canceled)